A novel DRAM cell technology consisting of an n-channel access transistor and a bootstrapped storage capacitor with an integrated breakdown diode is proposed. This design offers considerable resistance to single event cell errors. The informational charge packet is shielded from the single event by placing the vulnerable node in a selfcompensating state while the cell is in standby mode. The proposed cell is comparable in size to a conventional DRAM cell, and computer simulations show an improvement in critical charge of two orders of magnitude over conventional 1-T DRAM cells.
I. INTRODUCTION
The merger of commercial and space/military integrated circuit technologies is an increasingly important goal. Important factors leading toward this merger are the high speed, integration density, processing power, and reduced power consumption of the state-of-the-art commercial technologies. The expense of traditional radiation-hardened and military-qualified integrated circuits (IC's) is also one of the driving factors toward the use of commercial technologies. A worthwhile design goal is the incorporation of an unobtrusive level of radiation hardness into state-of-theart commercial designs.
An example of the state-of-the-art in commercial memory development is the dynamic random-access memory (DRAM). Driven by phenomenal commercial development, DRAM density quadruples every two to three years. This rapid development in DRAM technology has been attributed to evolution in device, process and circuit-design technologies [1, 2] . Traditionally, the main thrust has been in improving the signal charge, speed, reliability, density and power consumption [3, 4] .
Passive charge-based information storage, the only storage mechanism in DRAM structures, is acutely prone to single event upsets (SEUs) [5, 6, 7] . A DRAM cell performs virtually perfect charge integration at the Single event (SE) collection node, with no method for regenerating the information once an SE hit has occurred. Owing to this inherent susceptibility to SE hits, DRAMs have not been considered for hostile environments without significant error detection and correction (EDAC) circuitry. This problem is particularly acute in space systems.
The susceptibility of DRAMs to radiation-induced SEUs is a serious concern even in benign commercial environment, particularly as low storage-node capacitance and operating voltages develop with scaling densities. DRAMs are radically susceptible to SEUs, even to the point of being sensitive to alpha-particles from the IC packaging. A few DRAM cell innovations and process improvements have been presented to increase the SE hit immunity [8, 9, 10] , primarily for ground-based alpha-particles, but significant immunity has not yet been achieved.
We propose a novel DRAM structure which offers significant immunity to SE cell hits, i.e., a hit on the storage capacitor or the source of the access transistor. It consists of an access transistor and a storage capacitor with an integrated breakdown junction. The informational charge is shielded from SE hits by bootstrapping the vulnerable node to a selfcompensating state while the cell is in standby mode. A variation in the proposed cell is also suggested which uses an external bootstrapping signal to improve the sensing signal developed during the read operation. SPICE simulations have shown that the proposed structure is highly resistant to cell hits.
II. CONVENTIONAL 1-T DRAM CELL
A conventional 1-T DRAM cell ( Fig. 1 ) stores information as positive charge packets on a storage capacitor (C s ). One plate of the storage capacitor is connected to some predetermined reference voltage. The access circuitry is typical to most contemporary CMOS DRAM designs; it incorporates a complementary sense amplifier (SA) consisting of NMOS and PMOS cross coupled pairs and a shorting transistor, to equalize the bitlines to the precharge potential. Each data line connected to one input of the SA has a complementary data line with identical dummy cell connected to the opposite SA input.
A. DRAM Operation
To write data to the cell, the access transistor is turned ON by enabling the word line and charge corresponding to the bitline level is stored on the storage capacitor. Once data is written to the storage capacitor, word line is switched OFF and the cell goes into a storage (standby) state. To read the information data, the bitline and the bitline bar are precharged to a reference voltage level. When the word line is activated, charge sharing between the storage capacitor and the bitline generates a small differential signal between the cell bitline and the dummy cell bitline. Then this differential voltage is amplified by activating the sense amplifier associated with the column of cells
In the conventional cell, the readout voltage between the bitline and the bitline bar, denoted as ∆ V, is approximately
where Vs is the voltage at the source of the access transistor, Vp is the precharge voltage level, Cs is the storage capacitance and Cb is the bitline parasitic capacitance.
B. SE Upset Mechanisms
Numerous studies have revealed the effects of an alphaparticle hit on DRAMs. DRAMs operate in three modes : write cycle, when an information is written to the cell; standby mode, when the cell is not selected; and read cycle, when the information is being read from the cell. Particle strikes during the write cycle do not lead to errors because the datalines are held at externally determined voltage levels. It is the standby mode and the read cycle when DRAMs are susceptible to SEUs. It has been observed that the principal soft error mechanisms in DRAMs are cell errors, bitline errors [5] and combined mode errors [6] .
An SE hit at the source of the access transistor ( Fig. 1 ) results in corruption of the passive stored charge. Such a hit will create a junction current that will pull charge off the storage capacitor, reducing a high state ("1") to a low("0") or an indeterminate state. This corruption is called a cell error. A similar hit when "0" is stored cannot result in an upset. Cell errors are highly spatially localized events (within a cell) and persist once the error has been introduced. For convenience, we divide the storage state and read operation clock diagram into three zones when the cell is susceptible to cell hits. These zones are shown in Fig. 2 and are described below : Zone a : When the cell is in the storage state.
Zone b : When the equalizing transistor is enabled and the bitline pair is precharging.
Zone c : When both the bitlines are floating in the precharged state. A hit at a diffusion node directly connected to the bitline ( Fig. 1 ) results in depletion of the charge at the bitline. These errors are called bitline errors. Bitline errors affect the sense amplifiers connected to an entire column of cells. Bitline errors occur only during the relatively short time when the word line is enabled during the read operation or the bitlines are in the precharged state before the word line is enabled. They are not 'remembered' past one cycle, as the bitlines are precharged in every read cycle.
A combined mode error occurs when the cell and bitline each collects radiation-induced charge which is insufficient to upset the cell, but which does cause an error in combination. This paper concentrates on the cell hit vulnerability; bitline errors are different in form and in hardening approaches and are discussed in another paper [11] .
III. DRAM HARDENING CONCEPT
We propose a new concept to improve SE cell hit immunity of DRAMs. The storage node is shielded from an SE hit by introducing a potential barrier between the vulnerable node and the storage node and by placing the vulnerable node in a self-compensating state.
An SE hit depletes the storage charge in the conventional DRAM cell because the storage node is directly connected to the vulnerable node (the source of the access transistor). We propose to isolate the storage node from the vulnerable node using a potential barrier between the source of the access transistor and the storage node (Fig. 3) . This potential barrier isolates the flow of charge carriers from the vulnerable node to the storage node when the cell is susceptible to SE cell hits. This barrier needs to be designed such that it does not affect the carrier flow when reading or writing.
The shielding of the informational charge from an SE hit can be achieved by placing the vulnerable node in a selfcompensating state while the cell is in standby mode. This is done using a capacitive coupling (bootstrapping) technique. Bootstrapping is a standard circuit technique used in analog and switched-capacitor circuits to generate voltage transitions on high impedance node via voltage transitions on capacitively coupled nodes. This technique is used here to maintain the storage levels in the standby mode which are negative. Then, an SE hit to the source of the access 
IV. REALIZATION OF THE HARDENED DRAM CELL
A. Self-Referencing Cell
Description
We propose a novel 1-T DRAM structure (Fig. 4 ) to realize the hardening concept. We call this a self-referencing cell (SRC) since the word line forms the reference for the storage capacitor. The potential barrier is realized using a breakdown diode between the vulnerable node and the storage node. During the standby mode (when the word line goes low), the storage charge at node b is bootstrapped to a negative level because of capacitive coupling between the word line and the storage node. The diode remains reverse biased throughout the susceptible period. An SE hit reduces the voltage at the source (V s ) until it is clamped at -0.7V and thus V s cannot fall low enough to forward bias the breakdown diode and deplete the storage charge.
Operation
The clocking of the circuit and the access circuitry is similar to that of a conventional 1-T DRAM cell. The voltage at the storage node approaches [V stored + V WLH ] when the word line is enabled to write "1"; V stored is the voltage level at the storage node prior to the write and V WLH is the voltage at the word line when it is enabled. For the case when the information is "0", the voltage at the storage node is clamped at V diode , where V diode is the forward turn-on voltage of the breakdown diode.
When the word line returns to a low level the voltage at the storage node makes a negative transition because of capacitive coupling.
To read information the bitlines are precharged to a voltage level V p by activating the sense amplifier and the equalizing transistor. Once the bitline pair is precharged, the word line is enabled to access the storage capacitance. The voltage at the storage node is bootstrapped to a level such that the information is read correctly. In case of the information being "1", the diode starts conducting in the forward region and a differential signal is imparted to the bitline pair. When the information is "0" and the word line is switching ON, the diode remains in the reverse breakdown threshold region during the initial voltage level trajectory on the word line. Following this, the charge sharing between the bitline parasitic capacitance and a combination of the storage capacitance and the source parasitic capacitance leads to generation of a negative differential across the bitline pair. This differential signal is then amplified by activating the sense amplifier.
In the SRC, the capacitor plate line which was used in conventional DRAMs to provide a reference voltage for the capacitor plate has been eliminated, leading to an increase in packing density. Moreover the breakdown diode is integrated into the structure hence the area occupancy will be comparable to the conventional cell. The SRC has some limitations, however. By using the word line to bootstrap the voltage at the storage node, the full benefit of bootstrapping signal is not obtained: as the word line voltage increases, the voltage levels at the storage node and at the source of the access transistor increase concomitantly. While writing information "1", this prevents any new charge being stored at storage node. Moreover, while reading information "0", it is difficult for the diode to enter the reverse breakdown region and only a small sensing signal is generated across the bitline pair.
B. External-Referencing Cell

Description
To make use of bootstrapping more effectively we propose a variation (Fig. 5) to the SRC. The capacitor plate is now bootstrapped with a clock signal, bootstrap signal (CP) which uses the capacitor plate line which already exists in the conventional 1-T DRAM. This cell is entitled the externalreferencing cell (ERC). The read operation clocking diagram for the cell is shown in Fig. 6 . The CP is switched ON after the word line is enabled and can be switched OFF with the word line signal. Hence there will only be a small delay introduced while writing/reading information. This cell also achieves SE resistance using the same concept as the SRC.
Operation
To write a data bit when the word line is enabled, the voltage at the source of the access transistor follows the voltage at the bitline (the information voltage). The diode enters deep reverse breakdown region and pulls the voltage at the storage node to a voltage level (V s -V br ) where V br is the reverse breakdown voltage of the diode. When the CP is enabled, a new storage level according to the information is stored. The voltage at the storage node is bootstrapped to (V s -V br +V CPH ) or (V s +V diode ) whichever is lower, where V CPH is the high level for the bootstrap signal. Simultaneously the voltage at the source of the access transistor follows the voltage at the storage node because of capacitive coupling between these two nodes. This voltage exceeds V s .
Once information is written, the CP and the word line are switched OFF. The voltage at the storage node in this cell also makes a negative transition because of capacitive coupling. The storage levels are approximately (V s -V br ) and -(V j +V br ) for "1" and "0" respectively, where V j is the forward conduction voltage of the source-substrate junction.
To read the data, the bitline pair is precharged to a voltage level V p . The word line is enabled. If the stored information is "0", the diode goes into reverse breakdown and a high reverse current flows from the bitline to the capacitor plate, as shown in Fig. 7 . This current discharges the bitline capacitance. Hence the sensing signal generated in this cell is better than that for the SRC. When the CP is switched ON, the voltage at the storage node is bootstrapped to a voltage level such that it affects the already imparted negative differential signal to the bitline pair marginally. If the stored information is "1", before the CP is switched ON, the diode remains in slight reverse bias and the bitline capacitance is not discharged. When the CP is switched ON, the diode enters the forward conduction region and a positive differential signal is imparted to the bitline pair which is then amplified by activating the sense amplifier.
C. Cell Structure
A structure for the novel memory cell is suggested in Fig.  8 . It can be implemented with a stacked trench capacitor that is self-aligned to an adjacent field oxide region and the source of the access transistor. It incorporates aspects of both stacked and trench designs. Information charge is stored on the polysilicon inside the trench. The basic idea of the fabrication is similar to [9] . The breakdown diode is formed between the access transistor and the storage node as a silicon-polysilicon structure. A heavily doped n+ region constitutes the cathode of the breakdown diode; the anode is formed by heavily doped polysilicon, part of which forms one plate of the storage capacitor. The stored information is insulated from the substrate, and the contact area between the storage node and the diode is small. Therefore the natural leakage of the capacitor to the substrate is reduced leading to longer data retention than the conventional cell.
The vertical geometry of the n + -poly diode junction, as well as the very small junction area, reduces the risk of direct SE charge collection by this junction. The reverse breakdown voltage of the diode is 2.2V for the SRC and 3.8V for the ERC. Such low breakdown voltage levels can be achieved only if the doping levels are high. It means that the depletion volume for the breakdown diode will also be small leading to reduced charge collection. In addition, since both capacitor plates are dielectrically isolated from the substrate, no direct charge collection onto the plates is expected. Thus, the most vulnerable junction in this geometry is the access transistor source region.
V. CELL DESIGN CONSIDERATIONS
The design of both the proposed cells is based on the criteria that sensing signal developed during the read operation should be maximized, and the storage node should be in a shielded state when the cell is in standby mode. To achieve these design goals it is necessary to optimally choose the breakdown voltage level (V br ), the precharge voltage level (V p ) and device sizes.
A. Design of Breakdown Voltage Level
In the ERC there is a trade-off in selecting V br . On increasing V br , the sense voltage for read "0" will increase initially and then will decrease. However, the sense voltage for read "1" will decrease throughout. This phenomenon can be explained as follows : while reading "1", V br will be closer to V CPH , and the diode will be less forward biased with increasing breakdown voltage. On the other hand storage level "0" will be more negative. During read "0" the diode will be in deep reverse bias region and the bitline capacitance will discharge further. But after reaching a predetermined breakdown voltage level, the overall effect of reverse breakdown current will decrease thus reducing the discharge. The ERC was simulated with different reverse breakdown voltage levels at a precharge voltage level of 2.4V. It was observed that as breakdown voltage increases the read "1" sense voltage decreases, and read "0" sense voltage increases as expected. After 4.2V breakdown voltage level sensing signal for read "0" starts decreasing. At a voltage level of approximately 3.8V, sense voltages for read "0" and read "1" were observed to be optimum. The variation of the sense voltages for "1" and "0" with respect to V br is plotted in Fig.  9 .
B. Design of Precharge Voltage Level
There is a trade-off involved in selecting the precharge voltage level (V p ) also. On increasing Vp the sense voltage for read "1" will decrease, but the sense voltage for read "0" will increase. This is evident from the fact that the voltage difference between the bitline and the bitline bar will decrease in case of read "1", and will increase in case of read "0" in the negative direction. Simulations performed for different precharge levels at a reverse breakdown voltage level of 3.8V revealed that as the precharge voltage increases, the sense voltage corresponding to read "0" increases, and that corresponding to read "1" decreases. The variation of the sense voltages for "1" and "0" with respect to V p is plotted in Fig. 10 .
C. Design of Devices
Device sizes for the access transistor and the sense amplifier transistors were chosen on the basis of simulation runs. These were performed iteratively to maximize the desired sensing signal and the shielded state.
VI. SIMULATION APPROACH
A. Technology
SPICE simulations were performed on a representative 1.2 micron technology. Cell capacitance (C s ) was taken as 30fF and the parasitic capacitance of each bitline (C b ) was 300fF. The diode was modeled with a zero-biased capacitance (C jo ) equal to 3fF, and a forward resistance equal to 100 ohms. Considering the geometry of the structure already described, it is quite possible to achieve such a small zerobiased capacitance. Moreover, a small variation in the capacitance value does not affect the read "1" signal while it affects read "0" signal marginally. Also, a variation in the resistance value does not appreciably affect the sensing signals.
B. Access Circuitry
The access circuitry for both the proposed cells is similar to that of a conventional DRAM cell. The SPICE model for the access circuitry along with the SRC is shown in Fig. 11 . Fig. 2 and Fig. 6 show the read operation clock timing diagrams. The novel structure operates in the same modes as those of conventional DRAM. The read cycle consists of four states: precharging, floating bitline, charge sharing (when there is a charge sharing between the bitline and the storage capacitor), and sensing. The operating voltages are also similar to the conventional cell. The word line voltage toggles between the voltage levels 5V and 0V. The bootstrap signal also has two levels 5V and 0V. For writing a high, the bitline is kept at 5V and to write a low , the bitline is kept at 0V.
C. Clocking Diagrams and Voltage Levels
D. Modeling of Single Event Hits
Single event hits at the cell and the bitline were modeled using an exponential current source with a rise time constant of 26ps and fall time constant of 260ps [12] . It has been observed that the precise shape of the current pulse is not a major issue, because the cycle time is long compared to the total time for which current is collected at the junction [12] . The placement of the current source between node 1 ( Fig. 11 ) and ground represents a cell hit, and between node 2 and ground represents a bitline hit. This current transient (I peak ) is a result of charge collection at hit node. The total charge collection can be obtained by integrating the current transient. A relation between charge collection and peak current can be stated as Q collected = I peak (uA)*0.26 fC (2) 
E. Definition of Upset
A conservative criterion is used to predict an upset: an upset is assumed to occur if the sense voltage (of the correct polarity) developed between the bitlines is less than 20mV. This threshold has been chosen to take into account noise and other factors which could compound the SE and corrupt reading. Both the cells were simulated with an increasing I seu (I peak ) until an upset was observed according to this criterion. Corresponding I peak was used to calculate the charge collection using equation 2, and this collected charge corresponds to critical charge for the circuit.
VII. SIMULATION RESULTS
A. Performance Results
Extensive modeling and simulations have been performed to optimize and quantify the signals for both the novel cells. As mentioned in Section V, cells were simulated for various V br and V p values. Considering variations due to V p and V br , optimum sensing voltages and the shielded storage state are obtained for the SRC at a V br of 2.2V and V p of 2.4V. For the ERC the corresponding levels are 3.8V and 2.4V. Fig. 12 shows the write and read operations of the ERC. The simulated voltage levels in the ERC at node b for write "1" operation and storage state "1" are 4V and -0.6V respectively. These voltage levels differ from theoretically calculated values due to non-ideal capacitive coupling across the diode. A comparison of sensing voltages for these two cells with conventional cell is given in Table 1 . The SRC does not have enough read "0" sensing voltage level. The ERC has better sensing signal then the SRC and is comparable to the conventional 1-T DRAM. This can be attributed to use of an external bootstrapping to the storage node which results in better charge sharing between the storage node and the bitline.
B. SE Hit Results
Simulations were performed for three types of hits: cell hits, bitline hits and diode hits. These simulations indicate the effect of collected charge and also whether or not a soft error results. Critical LET (LET crit ) values ( MeV/mg/cm 2 ) have been calculated assuming a charge collection depth of 2 microns. This assumption is based on an epi layer of 2 microns. The LET crit values shown are lower than expected LET ion values because we assume a charge collection efficiency of 100%.
Cell Hits
The node corresponding to a cell hit (the source of the access transistor) is floating for the entire read cycle except when the word line is active. The simulations are performed at all the three zones where the cell is susceptible to cell hits. 1. Zone a : SPICE simulations for this zone indicate that a bit-flip is not observed until an SE current of 25mA is applied to the SRC. The Q crit of 6.5pC and LET crit of 314MeV/mg/cm 2 so obtained are more than two orders of magnitude higher than that for a similar conventional cell hit at the same point in the read cycle. Simulations for the ERC indicate a Q crit of 6.89pC and LET crit of 333.35 MeV/mg/cm 2 . These again are more than two orders of magnitude higher than a hit to a similar conventional cell.
C MO S S EN SE
Zone b :
In this zone, an SE current of 24mA was needed to cause an upset (a Q crit of 6.24pC and LET crit of 301.50MeV/mg/cm 2 ) in the SRC and an SE current of 26mA (a Q crit of 6.76pC and LET crit of 326.58MeV/mg/cm 2 ) was needed in the ERC. These figures are more than two orders of magnitude higher than in similar circumstances in a conventional cell. Fig.  13 shows the SPICE results for a cell hit during the precharge cycle for the ERC.
3. Zone c : A hit at the source of the access transistor in this zone indirectly affects the bitline through the ON access transistor. Hence we associate this with bitline effect rather than a cell effect. We call such a hit an indirect bitline hit. A comparison of critical charge for cell hits between both the proposed cells and a conventional DRAM is shown in Table 1 . According to Adams 90% worst case environment, both the proposed cells are virtually immune to cell hits.
Bitline Hits
The simulation for the indirect bitline hit indicates that an SE hit of I peak of 18mA results in an error in both the proposed cells. This Q crit of 4.68pC and LET crit of 226.10MeV/mg/cm 2 are approximately two orders of magnitude higher than the conventional cell hit. SPICE simulation for a direct bitline hit shows that novel cells are still vulnerable (as is the conventional cell) to hits along the bitline. As discussed earlier, the bitlines are susceptible to hits only when they are floating and for a very short time, when the word line is enabled --a relatively short time in comparison to the total cycle time. Sense amplifier hardening, the subject of another paper has alleviated this concern [11] .
Diode Hits
The SRC and the ERC cells can read erroneous information if there is charge collection at the diode junction. This kind of hit will be rare due to the suggested geometry. Even if there is a hit at the diode, we expect the charge collection due to this hit to be marginal. Moreover, a hit at the diode will be highly time dependent. Only when the diode is reverse biased, a hit at the diode can lead to charge collection at the storage node.
A hit at the diode, when it is reverse biased, can lead to a flow of holes to the storage node which will deplete the storage charge. This hit can be simulated by connecting a current pulse to the storage node from V dd as shown in Fig.  14. A simulation run of this kind of hit when the information stored is "1" shows that the sensing voltage generated after an SE hit is increased. This is evident from the fact that lesser negative level during read "1" will lead to an improved sensing voltage.
A similar simulation run when information is "0" shows that an upset results from charge collection of 0.054pC. Though the critical charge value obtained seems to be low, from the suggested geometry (Section IV, C) it is safe to assume that a hit at the breakdown diode would not result in this amount of charge collection. Currently a 3-D device simulation of diode hits is being studied.
Above simulation runs were also performed for all types of hits at different reverse breakdown voltage levels. Even a variation of 25% in V br does not affect the order of immunity achieved. Variation of other diode characteristics are also not a problem in this cell. This should practically eliminate the effect of process level variations on diode characteristics on the proposed cell performance.
VIII. CONCLUSIONS
A novel DRAM cell is proposed which is virtually immune to single-event cell hits. A variation in the cell results in better sensing signal for read "1" and read "0" which are comparable to conventional 1-T DRAM. Although comparable in size and number of devices to the conventional 1-transistor DRAM cell, SPICE simulations of the novel structure indicate that the memory cell possesses a critical charge and critical LET approximately two orders of magnitude higher than that of a conventional cell. According to Adams 90% worst case environment, both the proposed cells are not upsettable due to cell hits. The resistance to SE strikes is accomplished via an integrated breakdown diode in a stacked trench capacitor structure and the unique bootstrapping (charge pumping) of the storage charge to a self-compensating state by the word line/CP while in the standby mode.
